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[571 ABSTRACT 
A delta-doped hybrid advanced detector (HAD) is provided 
which combines at least four types of technologies to create 
a detector for energetic particles ranging in energy from 
hundreds of electron volts (eV) to beyond several million 
eV. The detector is sensitive to photons from visible light to 
X-rays. The detector is highly energy-sensitive from 
approximately 10 keV down to hundreds of eV. The detector 
operates with milliwatt power dissipation, and allows non- 
sequential readout of the array, enabling various advanced 
readout schemes. 
24 Claims, 7 Drawing Sheets 
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DELTA-DOPED HYBRID ADVANCED 
DETECTOR FOR LOW ENERGY PARTICLE 
DETECTION 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
flows, since the region between the conducting n-type and 
p-type regions is depleted of carriers. 
When a particle or photon is absorbed in the intrinsic 
region, the electron-hole pairs that the particle generates are 
5 swept away from the intrinsic region, with the holes going 
toward the p-type region and the electrons toward the n-type 
region. The total number of electron-hole pairs produced is 
current flow that can be detected by detector 11. 
Alternatively, the collected charge can be collected by a 
capacitor, producing a detectable voltage. 
Several parameters affect device performance, including 
dead layer thickness, depletion region thickness, device 
capacitance, and readout speed and flexibility. 
Dead-layer Thickness 
As an energetic particle penetrates silicon, it gradually 
loses its energy and generates electron-hole pairs. The 
electron-hole pairs generated in the depletion region will be 
separated by the applied electric field and detected. 
However, the depletion region does not extend completely to 
20 the surface. There is a “dead layer” near the surface, and 
electron-hole pairs generated in this region will be collected 
with only limited efficiency, or not at all. This is particularly 
important for the detection of low energy particles, since low 
This application claims the benefit of the U.S. Provisional proportional to the particle’s incident energy, This creates a 
Application Nos. 601052,382, filed on Jul. 14, 1997, which 
is incorporated herein by reference. 
STATEMENT AS TO FEDERALLY SPONSORED 
RESEARCH 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 15 
provisions of Public Law 96-517 (35 U.S.C. 202) in which 
the Contractor has elected to retain title. 
BACKGROUND AND SUMMARY OF THE 
INVENTION 
When an energetic particle passes through silicon, a trail 
of electron-hole pairs is created along the particle’s path. 
X-ray photons produce a Of energy particles penetrate only a short distance into the 
pairs near the location Of the photon’s absorption. For high 2s silicon before their energy is dissipated, and thus all of the 
energy particles and X-rays (above lo keV)2 it has been 
observed that one electron-hole pair is created for every 3.61 
the 1.1 eV required to raise an electron over the silicon band 
electron-hole pair generation is relatively near the surface. 
The dead layer has two components, the undepleted 
layer includes the n-type or p-type layer in the PIN structure 
eV Of energy deposited in the This from silicon layer and the surface depletion layer, The undepleted 
required 30 that is not depleted by the applied electric field, Some 
thickness of undepleted silicon is needed to Serve as a 
contact in order to apply the electric field, Since it is 
dance of majority carriers, both factors contributing to loss 
35 of signal, The abundance of majority carriers makes it likely 
for generated minority carriers to recombine as long as they 
gap, Plus the kinetic energy Of the 
by the quantum 
tion. This 
and 
Of momentum 
that the amount Of charge generated by a 
(for particles 
particle is directly proportional, within a statistical variation, undepleted, this region is field free, and there is an 
to the energy lost by a particle in the 
that pass through the Or to the 
energy (for particles that stop in the 
energies can therefore be found from the number Of gener- remain in the region, The lack of an electric field also means 
ated electron-hole pairs. The particle’s direction of inci- 
camera” and dividing the detector into individual pixels. The 4o fraction of the generated minority carriers will not be 
direction is found by determining in which pixel the charge detected, but will remain in the undepleted region until they 
recombine. was collected. 
The detection of single low energy Particles (such as There will also be a region at the surface depleted by the 
Protons with energies between 100 eV and 10 k e v  found in surface states. In contrast to the main depletion region set up 
the solar wind) typically requires a detector that can collect 45 by the applied electric field, the electric field that exists in 
the charge Produced by such Particles and which can then be the surface depletion region drives generated carriers to the 
read out with sufficient signal to noise ratio. When low surface or to the undepleted region where they recombine, 
energy Particles enter a silicon detector, they tend to create rather than to the opposite electrodes where they can be 
a charge cloud very near the surface. Surface fields in detected, 
ordinary silicon detectors tend to sweep this charge cloud to so Depletion L~~~~ Thickness 
the surface where it is captured by surface states and The thickness of the main depletion region determines the 
neutralized by recombination before it can be collected for fraction of charge collected for high energy particles and the 
detection. In addition, conventional readout schemes are co~~ection for hard If the material is too 
often too noisy and too Slow to allow for adequate resolution thin, high energy particles will travel completely through the 
of p,article energies and complete separation of individual 55 depletion region without being stopped, and so only a 
Particle events. FlnallY, many detector schemes require fraction of their energy will be deposited there. Similarly, a 
thinning of the silicon detector material, which can be thin depletion layer will provide a small co~~ection volume 
difficult, expensive, and time consuming. for high energy X-rays, and a significant fraction of the 
FIG. 1 shows a silicon “PIN’ diode structure 10 used as X-ray photons will not be detected, instead being either 
a particle detector. One region 12 is doped p-type, and 60 completely transmitted or absorbed in insensitive parts of 
another region 14 is n-type. Between them in an “intrinsic” the detector. 
region 16 that is very lightly doped. The term “PIN’ Also, for back illuminated devices, the generated carriers 
describes this p-type, intrinsic, n-type layer structure. By must travel from the back to the front side without recom- 
applying a negative potential 18 to the p-type region and a bining. This requires that the device be depleted from the 
positive potential to the n-type region, an electric field is 65 front to the back. The thickness of the wafer must be such 
created that depletes the intrinsic region of any free electrons that it can be depleted from front to back with a practical 
or holes. After the initial depletion, no current normally applied voltage. 
that the device must rely on diffusion alone to 
can be be found, by a “pin-ho1e minority carriers from the region, This means a significant 
6,107,619 
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Device Capacitance 
The amount of charge collected is dependent on the 
energy of the particle or photon. This produces a voltage 
equal to the charge divided by the capacitance of the 
detector: The larger the capacitance, the smaller the voltage 
signal for a given collected charge. Since the readout elec- 
tronics normally have a fixed noise voltage, and the voltage 
signal must be larger than this voltage noise for proper 
discrimination, the detector capacitance determines the 
minimum detectable charge for a given readout voltage 
relatively large capacitances on the order of 1 pF due to the 
size of the strip and parasitic capacitance associated with the 
wire bond. This limits their noise equivalent signal to several 
thousand electrons (rms). 
A delta-doped CCD refers to a thinned CCD which has a 
delta-doped layer put on the backside. Silicon MBE is used 
to grow a thin layer of epitaxial silicon on the back side 
which contains a very high concentration of dopants in a 
single atomic sheet. This single atomic layer of high doping 
i o  is referred to as “delta-doping’’ drawing on an analogy to the 
s 
noise. mathematical d$ta function. The dopant layer can be placed 
Readout Speed and Flexibility within 5 or 10 A of the detector surface, and is only a single 
The particles impinge randomly on the detector array, atomic layer thick. It provides a very thin undepleted region 
each particle generating a charge proportional to its energy. and additionally terminates surface fields to limit the thick- 
If the collector detects 1000 electrons in one read cycle, is ness of the surface depletion region. The result is a dead 
however, it cannot discriminate between 1 particle that layer of only 15 to 20 A that allow? the collection of 
generates 1000 electrons, or 10 particles that each generate electron-hole pairs created beyond 20 A of the surface by 
100 electrons. Therefore, the detector readout must be fast low energy particles or UV photons. 
enough so that only one (or at most a few) events happen per However, the silicon used in CCD structures is usually 
each pixel per readout cycle. 20 highly doped compared to high-resistivity silicon strip 
A delta-doped hybrid advanced detector (“HAD”) is pro- detectors. This requires thinning to allow the depletion 
vided which includes a diode array formed from high region to extend from the front to the back. In addition to 
resistivity silicon. A high energy particle passing through the requiring an additional processing step, back-illuminated 
silicon generates a cloud of electron-hole pairs that can be CCDs have a thin depletion region compared to strip 
collected as signal charge. The construction of the detector zs detectors, making them less sensitive to high energy par- 
allows the detector to see low energy particles and high ticles and X-rays. 
energy particles simultaneously. For their readout, CCDs shift collected charge laterally, 
The detector uses the delta-doping scheme first developed and can shift it to a low capacitance readout node, typically 
for delta-doped charge coupled devices (“CCDs”). Delta- allowing an equivalent noise of approximately 5 electrons 
doping places a highly doped layer at the surface to termi- 30 rms for scientific CCDs. However, a 1000x1000-pixel CCD 
nate surface drift fields, thereby enabling the collection of array requires several thousand sequential lateral transfers to 
the charge generated by low energy particles, these tending shift the charge from the end pixel to the readout node. This 
to be generated very near the detector surface. makes CCDs relatively slow and causes them to dissipate a 
Second, in contrast to a CCD, the HAD uses a high relatively large amount of power. 
resistivity bulk crystal. Given the doping levels used in 3s An APS is made using the complementary metal oxide 
typical CCDs, CCDs require thinning to allow the depleted silicon (“CMOS’) process and/or other techniques, such as 
charge-collecting region to extend throughout the thickness NMOS, that are compatible with CMOS. Since this is the 
of the device. The high resistivity diodes of the HAD can standard technology used for the fabrication of computer 
accomplish this without requiring thinning, eliminating a chips and analog integrated circuits, industrial foundries 
difficult processing step as well as leaving a large collection 40 exist that can fabricate APS chips, requiring only a 
volume for detecting X-rays and high energy particles that computer-generated layout design file. The CMOS process 
deposit charge deep within the detector. can be used to make integrated circuit diodes, as well as 
The HAD is bump-bonded to a CMOS active pixel sensor n-channel and p-channel field-effect transistors. The APS is 
(“APS”) type readout. This provides sufficient sensitivity to ordinarily a visible imager technology: An integrated pho- 
resolve the small signal generated by low energy particles 4s todiode or photogate collects image charge produced by 
while allowing a low power, high speed, non-sequential visible light, and the signal receives power amplification 
readout. from a single transistor amplifier in each pixel. Two addi- 
A new pixel guarding technique may be used to preserve tional transistor switches are used in the pixel. One connects 
a low effective input capacitance on the APS readout, even each pixel in turn to a readout line, allowing circuitry to 
with relatively large bump bond pads on the input node. This SO raster scan through the array. The other transistor drains 
preserves the high conversion gain which results in high away collected charge to reset the pixel after the readout is 
sensitivity with a high signal to noise ratio. completed. 
The delta-doped HAD according to the present invention The capacitance of the APS readout node is small, allow- 
is made by combining the advantages of at least three ing readout noise performance comparable to a CCD. It can 
technologies: high-resistivity silicon strip detectors, delta- ss be read out faster than a CCD, and with considerably less 
doped CCDs, and active pixel sensors. power. In addition, the readout can be custom designed for 
Silicon strip detectors are made from strips of high features such as windowing, or reading out only those pixels 
resistivity (low doped) silicon detectors wire bonded to above a certain threshold. 
external amplifier arrays. They are the current state-of-the- Presently, the APS has both a thick dead layer and thin 
art for pixelated high energy particle detectors. Because of 60 depletion region, making it a relatively poor particle detec- 
the low doping, the entire thickness of the chip can be tor. Although it has not been done, it is possible to thin and 
depleted without requiring thinning. This gives them a large delta-dope an APS,  similar to what is done for a delta-doped 
volume for the detection of high energy particles and X-rays. CCD. 
In fact, they are sensitive to particles to beyond MeV The delta-doped HAD of the present invention extends 
energies on the high end. However, they have a relatively 65 the low energy limit of detectable particles from about 10 
thick dead layer at the surface, which limits their sensitivity keV at least down to hundreds of eV, while still maintaining 
on the low end to greater than 10 keV energies. They have the ability to detect high energy particles with energies 
6,107,6 19 
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beyond MeV. The HAD is also sensitive to photons over a 
wide energy range from visible through UV and into the 
hard X-rays. The HAD has an equivalent readout noise of 5 
to 20 electrons rms, as opposed to thousands of electrons 
rms for strip detectors. The HAD dissipates milliwatts, as 
opposed to watts for a CCD, and can have a fast and flexible 
readout, as opposed to the strictly sequential readout avail- 
able from a CCD. 
Other advantages will be apparent from the description 
below and the figures. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 shows a known silicon PIN diode for detecting 
energetic particles. 
FIG. 2 shows a schematic cross-section of the delta-doped 
HAD. The detector diode array is connected through indium 
bump bonds to a CMOS APS readout electronics chip. 
FIG. 3 shows an electrical schematic cross-section of the 
delta-doped HAD, including the detector diode array, bump 
bonds, and readout electronics. 
FIG. 4 shows a schematic cross-section and band struc- 
ture of a detector before delta doping. 
FIG. 5 shows a schematic cross-section of a detector 
diode after delta doping. 
FIG. 6 shows a plot of the quantum efficiency of a 
thinned, backside-illuminated, and delta-doped CCD as a 
function of incident light wavelength. 
FIG. 7 shows a layout of a CMOS APS readout chip 
according to an embodiment of the present invention. 
FIG. 8(a) shows a schematic of a prior art readout pixel. 
FIG. 8(b) shows a schematic of a guarded bump-bonded 
pixel according to an embodiment of the present invention. 
DETAILED DESCRIPTION 
The structure of the delta-doped HAD 20 according to an 
embodiment of the present invention is shown in FIG. 2. A 
detector diode array 20 according to an embodiment of the 
present invention is fabricated from high-resistivity silicon 
connected through indium bump bonds to a readout array 
fabricated using a standard foundry CMOS process. 
The diode array 20 is fabricated from a wafer of high 
resistivity silicon approximately 300 pm thick that is very 
lightly p-doped, to a concentration of about 10” dopant 
atoms per cubic centimeter. A bulk 22 of this wafer remains 
undoped, and forms the intrinsic or “I” region. An exposed 
first surface 24 of the diode array 20 is uniformly delta- 
doped with dopants of a first conductivity, such as boron, 
forming a continuous “P’ region. The opposite second side 
of the wafer is pixelated into a number of separate diodes 26 
using a number of dopants of a second conductivity, in this 
case n+ implants 28, forming the “N’  regions. Together, 
these structures form an array of PIN diodes 26. 
By applying a voltage of approximately 100 V, the lightly 
doped intrinsic region can be completely depleted, resulting 
in an electric field across its entire 300 pm thickness. 
Carriers generated in the intrinsic region are swept out by 
this electric field to form the signal current. 
There is an indium bump 30 on each of the n+ diodes 26, 
and a corresponding indium bump 32 in each pixel 34 of the 
readout chip 36. The two chips 20 and 36 are aligned and 
pressure is applied, which pressure welds the corresponding 
indium bumps 30 and 32 together. This connects the diode 
array chip 20 and the CMOS APS readout chip 36 both 
electrically and mechanically, resulting in a hybrid. 
6 
An electrical schematic is shown in FIG. 3. The readout 
chip 36 uses a single transistor 38 connected as a source- 
follower in each readout pixel to buffer the signal from the 
diode array 20. The n+ implant 28 of the diode array 20 is 
s connected through the bump bond 30 and 32 to the gate of 
this source-follower 38. A select transistor 40 is located in 
each pixel and acts as a switch. When enabled in turn, the 
select transistor 40 connects the source of the buffer tran- 
sistor 38 to a common column bus 42 for output. There is 
i o  also a reset transistor 44 connecting the buffer transistor 38 
gate to a common reset voltage 46. When enabled, the reset 
transistor 46 drains off any signal charge, and restores the 
gate and diode to the reset voltage level. 
1. Pixelated High-resistivity Silicon Diodes 
The detector diodes 26 are fabricated from a chip of high 
resistivity silicon. The low doping of the chip allows the 
active depletion region to extend through the entire 300 pm 
thickness of the chip, providing a large depletion depth for 
the detection of high energy particles and X-rays. The large 
20 depletion depth also eliminates the need for wafer thinning 
of the detector. 
In addition, the detector diode chip may be divided into 
square pixels rather than long strips. Square pixels reduce 
the area of the diode resulting in a reduction of the capaci- 
zs tance. The capacitance of a 50 pmx50 pm diode with a 300 
pm depletion depth (using the relative dielectric constant of 
silicon of 11.8) is about 0.87 femtofarads. 
2. Delta-doping 
is 
The exposed surface of the high resistivity silicon is 
30 delta-doped. Delta-doping greatly decreases the dead layer 
at the detector surface, and allows the collection of charge 
from low energy particles 54 and UV photons 56 that 
produce charge very near the surface. 
Aschematic cross section and band structure of a detector 
3s structure without delta doping is shown in FIG. 4. A native 
oxide layer 58 is apparent on the exposed surface 60 of the 
chip. A backside potential well 52 of at least 0.5 pm exists 
that acts as a dead layer. The potential well traps carriers 
created near the surface 60, making the detector blind to UV 
40 photons and low energy particles. FIG. 4 also shows the 
conduction band 62, the valence band 64, and the Fermi 
level 66. 
The resulting potential well after delta-doping is shown in 
FIG. 5 .  As may be seen in that figure, the backside dead layer 
The resulting effect on quantum efficiency for UVphotons 
is demonstrated in FIG. 6. FIG. 6 shows a plot of quantum 
efficiency versus wavelength for a thinned, back-illuminated 
CCD with delta-doping. The plot shows that the delta-doped 
SO detector is sensitive to wavelengths at least down to Lyman 
a (121.6 nm), and may extend indefinitely beyond that into 
the X-rays, where the absorption depth dependence reverses, 
increasing with decreasing wavelength. Without delta- 
doping, the CCD would cut off at wavelengths longer than 
Recently, delta-doping has also been shown to dramati- 
cally reduce the low energy cut-off for detecting low energy 
particles. In typical silicon strip detectors, the particle ener- 
gies must be greater than about 10 keV to penetrate the 
60 detector dead layer and be detected. Delta-doped CCDs are 
able to detect and provide energy resolution of low energy 
protons down to 1 keV, and of low energy electrons down to 
50 eV. 
3. Readout Using CMOS Active Pixel Sensor Electronics 
The diode array 20 is connected by a moldable metal 
contact, such as by bump bonding, to a CMOS APS readout 
on chip 36. An APS readout chip 36 may be fabricated using 
4s is reduced to a few angstroms. 
ss 400 nm. 
65 
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a standard process available from a commercial CMOS 
foundry. The schematic of the pixel electronics is shown in 
FIG. 3. The layout of the readout chip 36 is shown in FIG. 
7. FIG. 7 shows chip 36 including a pixel array 70, column 
processing circuitry 72, and a column decoder 74. Ordinary 
digital logic is used to raster scan through the pixel array. 
The column processing circuitry 72 may provide for direct 
incorporation of features such as double correlated sam- 
pling. 
The CMOS APS readout chip 36 may use only milliwatts 
of power, as compared to watts for a typical CCD. It also 
allows a more flexible readout scheme than the strictly 
sequential readout used by a CCD. Like the CCD, however, 
the CMOS APS readout chip 36 can preserve the low 
capacitance of the detector diodes, resulting in a read noise 
of 10 electrons or less, as opposed to hundreds or thousands 
of electrons read noise for a conventional strip detector. 
4. Guarded Bump Bond Connectors 
A guarding technique may be used to reduce the capaci- 
tance associated with the readout. This technique is shown 
in the prior art FIG. 8(a). 
In prior art FIG. 8(a), the bump-bond 32 is separated from 
a metallization layer 80 by an insulator 82. The bump-bond 
32 connects to a source-follower which serves as a near- 
unity-gain buffer. 
In the guarded pixel technique shown in FIG. 8(b), the 
output of this buffer is used to power a guard metal layer 86 
that lies underneath the bump bond metallization. Each pixel 
may have its own guard metal. By actively forcing the area 
around the bond to follow the bond potential, the effect of 
parasitic capacitance is reduced by (1-Av), where A ,  is the 
gain of the source-follower 84. In the absence of the 
feedback, the detector capacitance would be very high 
causing a large increase in noise. The body of the source- 
follower is also tied to the source, to reduce the body effect, 
and make the gain closer to unity. 
The guarded pixel readout provides a detector with high 
signal-to-noise ratio (“SNR’). The high SNR is accom- 
plished by minimizing the detector capacitance through 
feedback from a node 87 into the guarded metal. 
Although the present invention has been described with 
respect to specific embodiments, those skilled in the art will 
recognize that variations of the embodiments also fall within 
the scope of the present invention. For example, while the 
device described is envisioned as a bump-bonded hybrid, it 
is also possible to make a monolithic detector using a 
CMOS-compatible process starting with high-resistivity sili- 
con substrates. Accordingly, the scope of the present inven- 
tion is limited only by the claims appended hereto. 
what is claimed is: 
1. A delta-doped hybrid advanced detector, comprising: 
a silicon wafer having a first surface and a second surface, 
the first surface substantially uniformly doped with 
dopants of a first conductivity, and the second surface 
doped with dopants of a second conductivity different 
from the first conductivity, in an array, to form an array 
of diodes; 
a readout circuit array, each circuit in the array connected 
to respective ones of the array of diodes. 
2. The detector of claim 1, wherein the first surface doping 
3. The detector of claim 2, wherein the p-type doping is 
4. The detector of claim 1, wherein the second surface 
5. The detector of claim 1, wherein the silicon wafer and 
is p-type. 
of boron. 
doping is n-type. 
the readout circuit array are indium bump-bonded. 
8 
6. The detector of claim 1, wherein the readout circuit 
7. The detector of claim 6, wherein the readout circuit 
8. The detector of claim 7, wherein the readout circuit 
a buffer transistor connected as a source-follower to buffer 
the signal from the diode array, wherein the gate of this 
buffer transistor is connected to the diodes of the array 
a select transistor connected between the source of the 
a reset transistor connected between the gate of the buffer 
9. The detector of claim 1, wherein the silicon wafer is at 
10. The detector of claim 9, wherein the light doping is on 
11. The detector of claim 1, wherein each of the diodes in 
12. The detector of claim 5, further comprising: 
a guard metallization layer substantially adjacent the 
a transistor connected between the bump bond and the 
such that the area adjacent the bump bond has a potential 
13. A method of fabricating a delta-doped detector, com- 
(A) providing a silicon wafer; 
(B) doping a first surface of the silicon wafer with dopants 
of a first conductivity using CMOS fabrication tech- 
niques; 
(C) doping a second surface of the silicon wafer using 
CMOS fabrication techniques, with dopants of a sec- 
ond conductivity, in an array of locations to form a 
plurality of diodes; and 
(D) connecting a readout circuit array to the second 
surface of the silicon wafer, such that respective ones of 
the diodes are connected to respective ones of the 
re adout circuit. 
14. The method of claim 13, wherein the first conductivity 
is p-type and the second conductivity is n-type. 
15. The method of claim 13, wherein the connecting 
includes connecting a plurality of CMOS active pixel sen- 
sors to ones of the array of diodes. 
16. The method of claim 13, wherein the connecting 
includes bump-bonding the readout circuit array to the 
silicon wafer at a bump-bonding location. 
17. The method of claim 16, further comprising deposit- 
ing a guard metallization layer adjacent the bump-bonding 
location, and connecting a transistor between the guard 
metallization layer and the bump-bonding location. 
18. The method of claim 13, wherein the readout circuit 
array is formed by: 
depositing on a semiconductor wafer using CMOS fab- 
rication techniques; 
a buffer transistor connected as a source-follower to buffer 
the signal from the diode array, wherein the gate of this 
buffer transistor is connected to the diodes of the array 
on the second surface; 
a select transistor connected between the source of the 
buffer transistor and a common bus; and 
a reset transistor connected between the gate of the buffer 
transistor and a common reset voltage. 
array is a CMOS device. 
array is an array of CMOS active pixel sensor devices. 
array include, for each circuit: 
s 
10 on the second surface; 
buffer transistor and a common bus; and 
transistor and a common reset voltage. 
least partially lightly doped. 
the order of 10” dopant atoms per cubic centimeter. 
2o the array is substantially square. 
bump bond; and 
guard metallization layer, 
substantially near the bump bond potential. 
2s 
30 prising: 
3s 
40 
4s 
so . . 
5s 
60 
65 
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19. A guarded detector with reduced capacitance, com- 
a metal moldable contact between a detector and a readout 
circuit array; 
a guard metallization layer substantially adjacent the ’ 
metal moldable contact; and 
a transistor connected between the metal moldable contact 
and the guard metallization layer, 
such that the area adjacent the metal moldable contact has 
a potential substantially near the bump bond potential. 
20. The detector of claim 19, wherein the metal moldable 
21. The detector of claim 20, wherein the readout circuit 
22. The detector of claim 21, wherein the readout circuit 
23. A hybrid advanced 
a silicon wafer formed of a high-resistivity bulk crystal 
and having a first surface and a second surface, the first 
surface on one side of the wafer and the second surface 
on a second side of the wafer, the second surface doped 
with dopants in an array to form an array of diodes; 
a readout circuit array, each circuit in the array connected 
to respective ones of the array of diodes. 
24. The detector of claim 23, wherein said first surface is 
substantially uniformly doped with dopants, thereby form- 
ing the delta-doped first surface. 
prising: array is an array of CMOS active pixel sensor devices. 
comprising: 
contact is an indium bump bond. 
array is a CMOS device. * * * * *  
